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Abstract- This paper describes a programmable digital together with the RISC microcontroller at the second, and the
computing architecture dedicated to process information in HDR CMOS image sensor at the third.
accordance to the organization and operating principles of the
four-layer neuron structure encountered at the visual system of Software changes and improvements can be easily made as
Locusts. This architecture takes advantage of the natural the general purpose processor is released from the duties
collision detection skills of locusts and is capable of processing related to control, arithmetic and memory accessing
images and ascertaining collision threats in real-time processes involved in collision threat detection, feature
automotive scenarios. In addition to the Locust features, the estimation and low level HDR sensor related control tasks.
architecture embeds a Topological Feature Estimator module The system's digital core will first be synthesized on an
to identify and classify objects in collision course. FPGA and after being tested and fully verified, included
together with the HDR sensor within the same ASIC.
I. INTRODUCTION The locust-inspired neural network model is presented in
Machine vision represent anexcitinganddynamicparto Section II. The TpFE's main ideas are discussed in SectionMachine vision represents an exciting and dynamic part of ~ ScinI hw eea iwo h ulcso
cognitive and computer science. Through the combination of computing s.oTh H Sen sorvand the lC are
advanced hardware and software technologies, artificial cribe its V aD VI, and theon C are
vision is ready to confront challenges related to highly .surized in Sections VII
demanding sensory/processing/actuating applications [1].
One of these challenges is collision detection in automotive
applications, which actually defines an active research field CMOS Sensor
in the automotive sector [2].
In this paper we propose a System on Chip (SoC)
computing architecture for collision detection in automotive _Lens
scenarios (figure 1). This design is capable of processing
visual information according to the four-layer natural neural t_' _________
network found in the visual system of locusts [3], and L Pcs
includes a Topological Feature Estimator (TpFE) resource Microcontroller
for object identification. The system comprises a general
purpose processor, which plays a master role, and arithmetic ocust Model TpFE
circuitry resources devoted to the number-crunching and Cmiputing unit Comnputing Uit
memory accessing tasks involved in the locust neuron's _t_
model and TpFE calculations. These tasks are guided and
multiplexed in time by software. The input images are Figure 1. Block diagram of the proposed system on chip architecture.
acquired using a High Dynamic Range (HDR) CMOS image
sensor which is low-level controlled with a full custom RISC
microcontroller (L[tC) whose instruction set and architecture II. BIOINSPIRED MODEL
have been optimized for efficient control functions and low The collision threat detection model, inspired by the visual
area consumption. system of locusts, has been adapted and tuned in successive
The system comprises three levels of control hierarchy; the progressive refinement steps for VLSI integration [4] [5]. The
general-purpose processor at the top-level, the locust neurons inputs to the network are external images and the outputs are
model and feature estimator arithmetic computing units collision threat signals coming from the latest layer,
comprised of a single neuron, the lobula giant movement
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detector (LGMD). Figure 2 shows a block diagram of the Ys
locust vision system neural network model, where every
neuron layer extracts information from the previous one in a e(t) = (5)
destructive way performing the following operations: 150
Layer 1 (LI). The input to the neural network is the The membrane potential of this neuron is the solution of
luminance of external scenes. P cells are arranged in a the following z-domain temporal differential equation:
150xlO0 bidimensional array of photoelectric detectors LGMD(z) = a2Z-2LGMD(z)
which transduce light to an electric signal L. representing L D (6)
the captured external scene. + azl LGMD(z) + aoe(z)
The LGMD neuron fires a spike if its membrane potentialD l o Xexceeds an adaptative threshold, given by:
z
LS_ V(z) =,63z'14V(Z) + 2Z '0V(Z) + /l3z v(z) + ,6 (7)
p q + where J3,62,J61,0 are adjustable coefficients and v(z) isthe solution ofthe equation:
9P{o : S S v(z) = a2z-2v(z) + alz-lv(z) + aoe(z) (8)
z
Ll If during 5 consecutive frames the LGMD generates at
V & H L3 14 least 4 spikes, the collision threat detection alarm is fired.
Descriptors
III. TOPOLOGICAL FEATURE ESTIMATOR
Figure 2. Four-layered locust vision system neural network model The object classification task is carried out using the
together with the horizontal and vertical statistical descriptors, object's shape information filtered by S cells (figure 2),
taking advantage of the fact that the information present in
Layer 2 (L2). ON-OFF neurons isolate the moving object the S cell layer is free from background and irrelevant items
from the background, calculating a movement map, i.e. the and only the movement map of the main objects in the field
difference between the current and the previous frame: of view remains. Consequently, it is particularly appropriate
for extracting information about the geometrical features of
L(t) - Lj(t - At)= (2) the moving objects that are in the field ofview.
CI(t) 2 Consider the sum of every row ( vi (t) ) and column
Layer 3 (L3). The movement map signal is transmitted to ( hj (t) ) ofthe S cell layer output:
the inhibitory I cells, where inhibition spreads to neighboring
cells, being delayed before interacting with the current 150 100
excitation. This process removes much of the excitation vi(t) = ZSy (t), hj (t) = ZSu (t) (9)
caused by small changes in background movement, which j=1 i=1
may cause spurious alerts. The signal coming from the ON-
l ht
OFF neurons is scaled in the inhibition neurons: Being,respectively, v(t), h(t), ct (t), Ch (t) their mean
Iy (t)= Incoeff(n) - C/y(t- At) (3) value and their variance, the following descriptors can beL1(t) Jncoeff(n). CJt - At) (3) defined as:
where the coefficient depends on the number of spikes 5 =v(t)- (t) verticaldeviation (10)
generated by the LGMD (layer 4) within a predefined time v v
window (5 frames in our case). 5h= h(t) - 7h (t) horizontal deviation (1 1)
S-units perform a half wave rectification of the
..
competition result of signals coming from ON-OFF cells and Withti ormat itiosrg
signals coming from inhibition I-units, generating a net elementary object classificaton:
activity potential as: 1. Vertical-shaped objects (pedestrians, traffic lights):
SU (t) = Max(C. (t) -Ilj(t),O) (4) 5v(t) > 0 & dh(t) < 0 (12)
Layer (L4). Within the LGMD neuron, the global 2. Horizontal-shaped objects (road stripes .................):
generated by all Scells: J()0&S()0(3
1954
3. Rectangular-shaped objects (vehicles, obstacles...):
5V(t)>O& dh(t)>O& NeuronLVC Layer
& [(Max {h1(t)})-h(t)]>a & SRAM
& [(Max{v,(t)})-v(t)]> b (14) MUltichannel DMA
Where a and b are adjustable parameters that depend on Controller
the dynamic range of the pixels in the S layer and the
expected dimensions of the objects to be classified [4].
If none of the cases occur, the object remains X ll
unidentifiable. |L_Da_ta
Experimental results have been obtained processing, at j| SRAM
real time, video traffic scenes provided by Volvo Car Barre
Corporation, according to a software implementation of the
collision threat detector model, which fires an alarm when an
object is in collision course, and the TpFE model, whose
main job is to identify the object that is firing this alarm. Data Path & Controls
This software implementation, which runs on a desktop PC,
shows that the TpFE classification procedure identifies
correctly about the 73% of the objects that are firing the Sequencer
collision alarm [4]. SRAM
IV. FULL CUSTOM COMPUTING UNITS Figure 3. Full custom computing unit block diagram.
The computing units devoted to collision threat detection
and object identification deal with memory transfers and V. LocuST VISION CHIP (LVC)
matrix calculations related with neurons models (equations
(2), (3), (4) and (5)) and statistical descriptors (equations (9), The Locust Vision Chip (LVC) is composed basically of
(10) and (11)), while the general purpose processor deals an array of 150 x 100 retino-topic units. Each unit includes a
with low processing demanding scalar calculations of the HDR sensor with a 6-bit in-pixel A/D converter, and the
LGMD model (equations (6), (7) and (8)) and the object possibility of storing three digital images (as required by the
classification (equations (12), (13) and (14)). Locust neural network model) at extreme temperatures
(110°C). In addition, the chip provides memory for 4096Both full custom uits figurei3) include ator words of 32-bit, on-chip generation of all required analog
computin coe wit funtinait reebig.hto signals and references, digital control, digital communication
standard DSP execution units, containing a vectorial ALU, a . .' . '. . .
multiplier and a barrel shifter, plus two sets of registers for of acquired images, temperature sensing and test facilities.
temporal data storage and a programmable sequencer. In The LVC's control commanding requirements include
addition, a multichannel Direct Memory Access device asynchronous and real-time low level control tasks. As
(DMA), which operates as a stand-alone subsystem, is mentioned before, a programmable full custom
devoted to image and intermediate data transfers, servicing microcontroller has been developed in order to free the
interrupts when data transactions are complete. The external main processor from the low level functions needed
computing cores once programmed, work as peripheral units, to handle the LVC. The architecture and main characteristics
processing raw data corresponding to the sensed images, and of this controller are explained in the next section.
delivering processed information according to the
programmed sequences of instructions. VI. L[tC: LVC MICROCONTROLLER
The computing capabilities of the processing units have The LiC microcontroller is a Reduced Instruction Set
been over dimensioned to allow new functionalities and Computer (RISC) with fixed encoding register-register
enhancements, as including the speed of the vehicle together Harvard architecture [6] optimized for low area cost and
with the steering angle within the locust visual neural efficient LVC CMOS sensor control. The design of the LiC
network model and improving the TpFE object identification has been carried out in ASIC-oriented VHDL code [7][8]. In
capabilities. addition, a set of C programs has been developed to
Both full-custom units have been carried out inVHDL and automate the generation of VHDL error-free code
are at advanced design stages. (corresponding to specific controller modules) and to save
design time. Fig. 4 shows a block diagram of the LpiC
together with the LVC chip.
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The microcontroller comprises 16 general purpose
registers (GPR), 92 special function registers (SFR), a data
path with internal registers, an ALU, a bidirectional shifter, LVC
two control units with sequencers one of them accessing a A Rets
internal/external timing and control purposes and separate Ae ui le =
data and instruction memory. The device accepts up to 5
The LVC low level control and timing tasks are performed
via the SFRs and the timers with prescalers. Two sets of 9 ata
byte SFRs include double data and extra addressing ports. 10 SfR
These registers have been designed to receive new high level 1AU
commands from the host CPU, even if the LiC is busy and Hnshk ' Pi3cDAMs
to send data (coming from the microcontroller's processing
routines) to the host CPU. I I I I~D DataPOthI:
The GPRs and SFRs share the same memory addressing
space to reduce internal data flow. Therefore, ALUSFSeunr Sqecr
operations are directly applicable over the SFRs without I RAM
using moving-data instructions. C.ntroiUn N Codd ROM
Cort|r flit I L C
Data memory, GPRs and most SFRs have single data port
accessing in order to minimize area cost. Since this fact
penalizes instruction speed execution, extra intermediate
registers, not accessible by the user, have been included Figure 4. Block diagram of the L,uC microcontroller and the LVC sensor.
within the data path (Data Path Registers -DPR-) with the
aim of decreasing the number of cycles needed for register-
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